ISU Electrical and Computer Engineering Archives

Optimal Area and Impedance Allocation for Maximizing Yield and Enhancing Performance in Dual String DACs

Duong, Thu T.A. (2009) Optimal Area and Impedance Allocation for Maximizing Yield and Enhancing Performance in Dual String DACs. Masters thesis, Iowa State University.

Full text available as:

PDF - Archive staff only - Requires Adobe Acrobat Reader or other PDF viewer.

Abstract

The relationships between yield, area, and impedance distribution in 3 different types of dual-string DACs are developed. Optimal area allocation and impedance distribution strategies for maximizing yield and enhancing performance are introduced. Simulation results show that a factor of 2 or more reduction in area for a given yield is possible if typical area/impedance allocations are replaced with an optimal area/impedance allocation.

EPrint Type:Thesis (Masters)
Subjects:Computer Engineering > VLSI > Mixed Circuit VLSI
ID Code:508
Identification Number:Identification Number UNSPECIFIED
Deposited By:Ms. Thu Duong
Deposited On:19 July 2009

Archive Staff Only: edit this record